Abstract. An advanced equipment process is an important technological assets to companies. Development of the IT industry has led to an increase in demand for the semiconductor productivity of the high efficiency, steadily. But it is not easy to test using actual process because TAT (as known turnaround time of job) is so long. the test cost is also expensive. This paper proposes a DEVS model for simulation based acquisition in FAB process of semiconductor manufacturing. This model shows FAB process based on DEVS formalism. it will be enable us to reduce the cost of FAB process testing.
Introduction
There are companies that manufacture products based on advanced equipment like factory automation. Their profits are directly related to the completion of manufacturing process. A low degree of completion causes problems such as increasing failure rate and reducing productivity, they result in the company's economic crisis. Therefore, it is important for companies to manage the manufacturing process methodically [1] .
Development of the IT industry has led to an increase in demand for the semiconductor industry. The semiconductor industry, a classic case of manufacturing the products through half automatic process, could be divided into detailed processes. These processes comprised of design, wafer-fabrication, package and test, we focus on wafer-fabrication as known FAB process. FAB process is the most critical and complex to produce a semiconductor IC chip [2] . FAB process could also be divided into each of the processes like generating, storing and processing. But, it is hard to execute the test on actual process because turnaround time of job is so long. The test cost is expensive as well. Simulation Based Acquisition is a method of approach to complex systems using modeling and simulation [3] . This method can be used as a means to test the FAB process at low cost.
We propose DEVS model for simulation based acquisition in FAB process of semiconductor manufacturing. This model, based on Discrete EVent system Specification (DEVS) formalism [4] , describes the FAB process modular and visually according to discrete events. It enables us to execute simulation and lower cost for various tests on FAB process.
Related Works
Simulation Based Acquisition, which is a method used in the weapon system research and development in the field of national defense, approaches the system using modeling and simulation. This method reduces the test cost and time. In FAB process, the first objective is to increase their productivity. Turn Around Time as known TAT [5] , indicates how quickly while keeping the error rate below a certain level over the semiconductor process, is an index for the production in the industry. It is not easy to measure TAT since semiconductor has long production cycle, simulation based acquisition enables us to measure it.
Fig. 1. DEVS Atomic Model
The complex system could be specified in each module by using the DEVS formalism. DEVS model consists of the atomic model, coupled model, input functions and output functions, and so on. Fig. 1 shows the concept of DEVS atomic model. FAB process can be represented by the DEVS model because of its own properties.
Component Modeling for FAB of Semiconductor Manufacturing
In order to get data from simulation, FAB process should be designed based on DEVS formalism. As shown in Fig. 2 , we define six components as module in FAB process. In this paper, we design a model which presents from 'Wafer Generating' to 'Lot Storing'.
Fig. 2. Sequence Diagram for FAB of Semiconductor Manufacturing

Generator and Lot Maker
Two components works in this process. Generator generates wafers sequentially and Lot Maker makes a lot which is composed of 25 wafers.  Generator: It generates wafers sequentially and send them to Lot Maker.  Lot Maker: It receives wafers and stores them. It also makes a lot which is composed of 25 wafers.
Stocker and CM for Lot
Two components work in this process. Stocker receives lots and sends a status information to CM. CM updates status information of all stockers.  Stocker: It enqueues received lots and send a queue status to CM.  CM: It receives status information from all stockers and manages them.
Process for Lot
One component works in this process. Process receives each time a lot and execute a unique process. A unique process includes detailed steps such as diffusion, photo, etch, deposition, clean, etc.
 Process: It receives a lot and executes own process. It sends a lot to the stocker after the process is over.
Storage for Lot
One component works in this process. Storage stores processed lots from all stockers.  Storage: It stores processed lots from all stockers.
DEVS Model for FAB of Semiconductor Manufacturing
In this paper, we propose DEVS model for simulation based acquisition in FAB process of semiconductor manufacturing. As shown in Fig. 3 , our proposed model describes the process for FAB and consist of components as mentioned above.
Fig. 3. DEVS Model for FAB of Semiconductor Manufacturing
Assumptions
There are assumptions for our model.  Lot Maker has wafers out of all limits.  Storage has lots out of all limits.  There is no delay in communication between CM and other components.  There are four Process(s) for a unique process such as diffusion, photo, etc.
